// Name file: Verilog t2
// Autor: Shakirova Tamara
module verilog (
  input wire                   a,
  input wire                   b,
//--------------------------------
  output wire                  c);
//--------------------------------
  assign c=                   a&b;
//--------------------------------
endmodule
 